• C) require highmelting-point solders. However, they are expensive and not widely available. With the adoption of lead-free legislation, first in Europe and then in many other countries, the electronics industry has transitioned from eutectic tin-lead to lead-free solders that have higher melting points. This higher melting point presents an opportunity for the manufacturers of high-temperature electronics to shift to mainstream lead-free solders. In this paper, ball grid arrays (BGAs), quad flat packages, and surface mount resistors assembled with SAC305 (96.5%Sn+3.0%Ag+0.5Cu) and Sn3.5Ag (96.5%Sn+3.5%Ag) solder pastes were subjected to thermal cycling from −40
Thermal Cycling Reliability of Lead-Free
Solders (SAC305 and Sn3.5Ag) for High-Temperature Applications I . INTRODUCTION E LECTRONICS in oil and gas exploration, automotive, and defense applications typically have more demanding thermal life cycle environments than consumer electronics [1] . For example, in oil and gas exploration applications, an estimated 15% of oil wells have ambient temperatures between 150
• C and 175
• C, and 2%-3% are in the 200 • C range or higher [2] . In under-the-hood automotive applications, operating temperatures can be over 150
• C, depending on the location of the electronic systems in the vehicle [3] , [4] . Applications with temperatures higher than the melting point of eutectic tin-lead solder (183 • C) require high-melting-point (HMP) solders. However, these solders are expensive and have a limited supplier and manufacturing base.
With restrictions on the use of lead in a majority of electronic equipment [1] - [5] , the electronics industry has shifted from eutectic tin-lead solder to lead-free solders that have higher melting points. For instance, Sn3.5Ag solder has a melting point of 221
• C. This higher melting point presents an opportunity for the manufacturers of high-temperature electronics to utilize common lead-free solders that are commercially viable for some high-temperature applications.
Maximum temperatures in thermal cycling test standards have been limited to 150
• C. IPC [6] , JEDEC [7] , and Telcordia [8] test standards recommend various temperature cycling profiles based on the nature of the application. In order to standardize accelerated testing, IPC provides a list of mandated test conditions with the maximum recommended temperature being 125
• C [6] . JEDEC does not recommend thermal cycling tests over 125
• C for tin-lead solders and 150
• C for lead-free solders [7] . Furthermore, the literature on the thermal cycling reliability of lead-free solders is limited to 160
• C [9] - [11] and primarily discusses the durability from −40
• C to 125
• C [12] - [15] .
The National Center of Manufacturing Sciences evaluated the durability of lead-free solders (Sn3.5Ag, Sn4.0Ag1.0Cu, Sn4.0Ag0.5Cu (SAC405), Sn2.5Ag0.8Cu0.5Sb, Sn4.6Ag1.6Cu1.0Sb1.0Bi, Sn3.4Ag1Cu3.3Bi, and Sn3.5Ag1.5In) for high-temperature applications [9] . Resistors (0805 and 1206 case size), leadless ceramic chip carriers (20 I/Os), quad flat packages (QFPs) (120 and 160 I/Os), and plastic ball grid arrays (PBGAs) (256 I/Os) were subjected to thermal cycling from −55
• C to 160
• C with a 10-• C/min ramp rate and a 10-min dwell time. The cycles to failures of PBGA packages were not reported. No failures were observed in QFPs, and SAC405 performed as well as or better than Sn3.5Ag for resistors and leadless packages.
Schubert et al. [10] subjected flip-chip BGAs (with underfill) assembled with SAC405 and eutectic tin-lead solders to two different temperature ranges (−55
• C and −55
• C to 150 • C). In both cases, eutectic tin-lead showed better characteristic life than SAC405. There was a greater reduction in the characteristic life of SAC405 at the higher (−55
• C to 150
• C) temperature cycling range compared to 1530-4388/$26.00 © 2011 IEEE • C, the reliability of SAC387 was comparable to eutectic tin-lead. However, in the −40
• C range, SAC387 had lower reliability than eutectic tin-lead solder.
In [9] and [11] , the most durable lead-free alloys were the Sn-Ag-Cu alloys with indium or bismuth, which are not widely used in the electronics industry. Among the mainstream lead-free solders, SAC305 and Sn3.5Ag solder alloys are the most widely used lead-free replacements. However, very few studies [9] - [11] have evaluated the thermal cycling reliability of these mainstream lead-free solders at temperatures greater than 125
• C, and no studies are available at temperatures greater than 160
• C. If these mainstream solders prove to be reliable at temperatures greater than 160
• C, they can replace HMP solders in certain high-temperature applications and result in economic benefit for the high-temperature industry.
In this paper, the thermal cycling reliability of SAC305 and Sn3.5Ag solders from −40
• C to 185
• C was evaluated. Furthermore, the reliability of a high-temperature custom board finish (proprietary Sn-based) was compared to the electroless nickel immersion gold (ENIG) finish that is widely used in electronics industry. Under high-temperature thermal cycling, if ENIG finished boards perform as reliably as or better than the custom finished boards, the need for high-temperature custom board finishes can be reduced. The objectives of the research presented in this study were to obtain cycles to failure data of lead-free solder joints, to identify failure sites and mechanisms, and to assess physics-of-failure (PoF) models for temperature cycling from −40
• C to 185 • C.
II. EXPERIMENTAL TEST VEHICLE
The test board design for this experiment contained common surface mount packages, including an area array (BGA), a leaded (QFP), and a leadless (chip resistor) package type. The test board design had provided copper traces designed to create electrically continuous resistive circuits with each individually mounted BGA and QFP package. The test boards were assembled by the research sponsor company using SAC305 or Sn3.5Ag solder balls and respective solder pastes during reflow. Polyimide (PI) with a glass transition temperature (T g ) greater than 250
• C was used to construct the printed circuit board since temperatures as high as 185
• C were planned. The 1.57-mm-thick boards had two types of board finishes: industry standard ENIG finish and high-temperature custom board finish (proprietary Sn-based). The proprietary finish has Sn plating and nickel. In total, eight boards were tested, comprising two boards per board finish (ENIG/Sn-based) per solder (SAC305/Sn3.5Ag), as shown in Table I . Each board contained eight 1-mm pitch 256 I/O plastic BGAs, eight 1-mm pitch 144 I/O plastic BGAs, four Cu-leaded 100 I/O plastic QFPs, and 20 surface mount 1210 resistors, as shown in Fig. 1 . For continuous monitoring of electrical resistance, one daisy chain net for each BGA and each QFP package was used. Resistors were connected with ten resistors per resistance network.
The 256 I/O BGAs with SAC305 and Sn3.5Ag solder balls and 144 I/O BGAs with SAC305 solder balls were procured from the vendor. However, 144 I/O BGAs with Sn3.5Ag solder balls were not available. Therefore, a set of 144 I/O BGAs without solder balls was obtained, and Sn3.5Ag solder balls were attached using the preform ball attach method. A solder preform is a specially designed shape of solder adjusted to the package under consideration. The flux is applied on the BGA package. Then, it is placed against the preform and put through the reflow process [16] . The balls were attached by a reflow process at a peak temperature of 250
• C, and the time above liquidus temperature (221
• C) was approximately 1 min. The same reflow process was applied for all solder types and board finishes.
At room temperature, the BGA and resistor daisy chains had resistance lower than 1 Ω per daisy chain, and the QFP daisy chain resistance was around 2 Ω per daisy chain. After assembly, the components on all of the boards were inspected by X-ray. In addition to voids in some of the solder balls, hourglass-shaped joints were observed at location A1 ( An hourglass-shaped solder joint is a slender near cylindrical shaped joint, as shown in Fig. 3 . Some research has examined the potential benefit of selectively placed hourglass-shaped joints at locations of highest stress in a BGA, e.g., corner joints and peripheral joints under the die shadow [17] . In the test assemblies, the hourglass-shaped joints, located at the corner of the package (A1), had the same height as the other solder joints in the package.
Mathematical modeling and testing in the literature have shown that hourglass-shaped solder joints have lower strain and thus better fatigue life than traditional barrel-shaped solder joints [18] - [22] . Due to lower solder volume, hourglass-shaped joints are more compliant and flexible and therefore exert less average stress on the package substrate and copper pads. Contrary to the traditional barrel-shaped solder joints, hourglassshaped joints have the maximum stresses at the central plane of the solder joint (bulk solder) where the section is narrowest and not at the package-solder and solder-board interfaces. Crack growth at the bulk solder joint is driven by cohesive failure, which requires more stress than adhesive failure at the interfaces and thus better fatigue life [18] , [19] . However, the manufacturing process of hourglass-shaped joints is neither robust nor repeatable. Limited manufacturing techniques are available to manufacture these joints [18] .
III. THERMAL CYCLING TEST RESULTS
Before thermal cycling, the test boards were preconditioned at 100
• C for 24 h (as illustrated in IPC-9701A [6] ). The preconditioning allows stress relief to occur in the solder interconnects and provides a common starting point for all assemblies in the test. The thermal cycling test was conducted in an environmental chamber with a target test profile of −40 • C to 185
• C with a dwell time of 15 min at the temperature extremes. The ramp rates were 3.5
• C/min for both heating and cooling. The board temperatures and individual resistance daisy chain nets on each board were monitored and collected every minute with a data logger. The boards, connected to the data loggers using high-temperature connectors (maximum rating: 200
• C), were placed vertically so that there was no obstruction to the flow of air across and around each component. The failure criterion given in IPC-SM-785 [23] was used, where failure is defined as the occurrence of a resistance peak greater than 300 Ω with nine additional peaks within 10% of the time to first peak.
Temperature was monitored during the test using three thermocouples (two measuring board temperatures and one measuring ambient temperature). According to the planned test temperature profile, every cycle should have had a temperature range (ΔT ) of 225
• C (−40 • C to 185
• C) and a mean cyclic temperature (T mean ) of 72.5
• C. However, analysis of the thermocouple data identified instances where the target profile was not achieved. For example, in Fig. 4 , the cycles in the circled region had a temperature range lower than 225
• C and a mean cyclic temperature higher than 72.5
• C. The damage caused by a thermal cycle is a function of the temperature range and cyclic mean. Hence, the damage due to cycles with stress levels differing from the target test profile cannot be considered the same as the damage due to the target stress level cycles. To account for the cycles that could not achieve the target temperature profile, a cycle counting procedure was adopted that was based on the PoF model and Miner's rule of damage accumulation. This procedure took into account the impact of temperature range and mean cyclic temperature.
In the first step, the damage (D target ) that is accumulated in the target test temperature cycle was determined. A PoF model was used to calculate D target , where the temperature range (225
• C) and mean cyclic temperature (72.5
• C) of the target test temperature profile and solder joint parameters were provided as inputs. Solder joint life can be predicted using various fatigue models published in the literature [24] . The Engelmaier model is one of the most widely used analytical models to determine the solder joint fatigue life and has been adopted in IPC standards. Hence, as a first step, the Engelmaier model calibrated with lead-free constants was used in this procedure. The Engelmaier model is represented by the following equation:
where N is the number of cycles to failure (inverse of damage), Δγ is the total shear strain, ε f is the fatigue ductility coefficient, and c is the fatigue ductility exponent. The total shear strain range for a leadless package can be approximated by
where F is the model calibration constant, L d is the distance between the critical interconnect and the neutral point, Δα is the difference in CTE between the package and printed wiring board, ΔT is the temperature range of temperature cycling, and h is the effective height of the solder joint. For any solder subjected to temperature cycling loading, the fatigue exponent is defined as
where T sj is the mean cyclic solder joint temperature in • C and t dwell is the dwell time at the temperature extremes. The model constants were developed for lead-free solders by validating with experimental data up to 125
• C [25] . However, model constants valid at temperatures greater than 125
• C were not available. Hence, in order to calculate the damage, it was assumed that the constants of the Engelmaier model developed in [26] and [27] hold up to a temperature of 185
• C. Thus, the validity of model constants up to 185
• C is an underlying assumption with the cycle counting algorithm.
In the second step, the maxima and minima (i.e., the locations at which the slope of curves reverse) of the thermocouple temperature data were identified. Noise in the data was reduced using a moving average filter algorithm. Then, the temperature range and mean cyclic temperature of each individual temperature cycle (i) in the thermocouple data were calculated. For each cycle (i), the damage accumulated (D i ) was calculated using the Engelmaier model calibrated with lead-free constants. Each of these cycles can be represented as a ratio (r i ) with respect to the target test temperature profile
The total number of effective cycles was calculated using Miner's rule given by the following equation:
The steps in the cycle counting algorithm are explained in the following illustration. For SAC305 soldered 256 I/O BGAs, the number of cycles to failure of the target test profile (D target ) was 0.000581. Consider a cycle that did not achieve the target profile condition, for example, with ΔT = 155
• C) and T mean = 72.5
• C. Using the PoF model, the time to failure (D i ) was calculated to be 0.000253. The ratio (r i ) with respect to the target test temperature profile was (D i /D target = 0.000253/0.000581), which is 0.43. Therefore, if there were seven cycles with ΔT = 155
• C and T mean = 72.5
• C, the equivalent number of cycles with ΔT = 225
• C would be seven times the ratio (0.43), which would be three cycles. Finally, the total number of effective cycles to failure for each component was calculated using Miner's rule by the summation of all the ratios. The modified cycle counting algorithm was incorporated for the calculation of cycles to failure of all the failed components.
The cycle counting procedure is dependent on the solder material properties and the package dimensions, since cycles to failure were calculated using PoF models. The same procedure can be used to analyze the interconnect fatigue life of components subject to actual field conditions, since temperature cycles at varying stress level conditions are likely to occur in uncontrolled field conditions. The temperature cycling experiment was time terminated after 4000 h. At termination, all 256 I/O BGAs had failed according to the defined failure criterion. Two-parameter Weibull analysis was performed on the cycles to failure values for the four sets of 256 I/O BGAs (as shown in Table II and Fig. 5 ). Kruskal-Wallis test (a nonparametric method) was used to determine the statistical interdependence of various data sets. If the p-value from this test was lower than 0.05, the data sets were considered to be statistically different. For 256 I/O BGAs, based on the p-values, no statistical difference in the cycles to failure data was observed between different board finishes considered (Table III) . The solder joint reliability was comparable for SAC305 and Sn3.5Ag solders regardless of board finish under high-temperature cycling. Fifty-five 144 I/O BGAs failed according to the defined failure criterion as shown in Table IV and Fig. 6 . Sn-based board finished SAC305 soldered 144 I/O BGAs failed earlier compared to the data sets and were statistically different from the others since p-value obtained from the Kruskal-Wallis test was lower than 0.05 (Table V) Fig. 7 . Since the solder paste extends along the periphery of the nonsolder mask defined pads at the board side, it provides additional adhesion of solder along the circumference, known as the "anchorage effect" [17] , [28] . The solder-package interface has the narrowest cross section in the solder joint and hence has the maximum stress. The failure sites in this study were similar to those in the literature for thermal cycling at lower temperatures [17] , [20] , [29] , [30] .
The dye and pry process provided a whole-field perspective on failure sites, as shown in Fig. 8 . Full cracks were observed mostly on the outer rows of solder joints at the corner locations, since those solder joints have the maximum strain due to higher DNP. A few full cracks were observed on solder joints under the outer edges of the die shadow due to the additional local CTE mismatch introduced by the die.
Solder mask cracking led to dye penetration in the board laminate in all of the thermally cycled boards. Solder mask cracking was observed at two locations: 1) between the copper traces/pads and 2) adjacent to the copper pad near solder balls, as shown in Figs. 9 and 10. No pad or trace failures were observed in the lateral sections. During reflow, the solder mask restricts solder exclusively to solder pads and prevents electrical shorts. During field use, it protects the board laminate from environmental factors. However, the solder mask cracks can pave the way for moisture ingression. Moisture can accelerate degradation through corrosion, lower the T g of board laminate, and assist in conductive anodic filament formation and other failure mechanisms under field use conditions. Among the 13 inspected BGAs with hourglass-shaped joints at corner locations, complete cracks were observed at the package side interface in four cases (Fig. 11) . In a few hourglass joints, partial cracks at the package side and microcracks at the narrowest section (center) were observed, as shown in Fig. 12 . FEA simulation of hourglass-shaped joints in the literature [18] showed that the location of highest stress in an hourglassshaped joint (maximum inelastic strain and peak strain density) is in the bulk solder. Cracks can also initiate at the interfaces due to the effect of brittle intermetallics and are not taken into account in FEA simulation. In this experimental study and the experimental study in [18] , crack initiation was observed in the bulk solder (Fig. 12) and at the interfaces (Fig. 11) . However, complete cracks were observed at the interfaces due to the brittle intermetallics.
V. MICROSTRUCTURE ANALYSIS
The microstructures of the thermally cycled solder joints were analyzed and compared to the control samples to look for similarity/differences in intermetallic compound (IMC) composition and thickness. During soldering, the solder reacts with the finish and pad metals to form IMCs, which ensures a strong metallurgical bond. Prolonged exposure to temperature causes these IMCs to grow which may cause reliability concerns since they are brittle in nature [31] . The IMCs formed in Sn3.5Ag and SAC305 solders with ENIG board finish have been documented in the literature for temperatures up to 175
• C [31] , [32] . In this analysis, the composition and thicknesses of IMCs formed in the Sn3.5Ag and SAC305 solders with ENIG and Sn-based finished BGAs that underwent temperature cycling from −40
• C to 185 • C were determined. They were compared against the control samples, which were kept at room temperature for a period of two years.
A nickel (Ni-P) layer was observed in between the Cu pads and solder joints in all of the packages. The Ni 3 Sn 4 IMCs formed at the solder-board interface after reflow in ENIG board finished Sn3.5Ag soldered 144 I/O BGA control samples, as shown in Fig. 13 . Acicular AuSn 4 IMCs were observed to be distributed randomly in the solder. Platelets of (Au, Ni)Sn 4 phase were seen at the solder-board interface along with Ni 3 Sn 4 . Another IMC, Ag 3 Sn, was also observed to be distributed at the Sn-rich phase of the solder. After temperature cycling, the thickness of the Ni 3 Sn 4 IMCs at the solder-board interfaces increased from 0.5-2 μm to 2.5-6 μm. Ni from the board finish migrated to form (Au, Ni)Sn 4 platelets in the bulk solder after temperature cycling loading. These platelets were also found resting on the layer of Ni 3 Sn 4 . The particle size of Ag 3 Sn IMCs increased after the temperature cycling test.
During failure analysis, it was observed that the failures were due to cracks at the package side. Hence, the microstructure evolution at the package-solder interface was studied. Solder reflow resulted in a layer of Ni 3 Sn 4 at the package-solder interface in control samples, as shown in In the ENIG board finished SAC305 soldered 144 I/O BGA control samples (shown in Fig. 15 ), the presence of copper in the system resulted in the formation of (Cu, Ni) 6 Sn 5 IMCs at the interface after reflow. Cu-Sn-Ni-Au phase was observed in the bulk solder and above the (Cu, Ni) 6 Sn 5 layer. Ag 3 Sn IMCs were distributed in the bulk solder in control samples. The thickness of the (Cu, Ni) 6 Sn 5 layer at the solder-board interface increased from 2.5-6.5 μm to 4.5-13 μm after temperature cycling from −40
• C to 185 • C. Similar to Ag 3 Sn intermetallics found in Sn3.5Ag solder, Ag 3 Sn IMCs found in SAC305 solder also grew in size after temperature cycling.
At the package-solder interface, (Cu,Ni) 6 Sn 5 IMCs were observed after reflow. The layer thickness grew from 3-5.5 μm to 5-8 μm after temperature cycling, as shown in Fig. 16 . Cu-SnNi-Au phase was found below the (Cu, Ni) 6 Sn 5 layer at the package-solder interface in the control and tested samples.
Identical intermetallics were observed in the Sn-based board finished samples as the customized board finish had a layer of Ni at the solder-board interface. The similarity in the IMCs explains why ENIG finished and Sn-based finished boards had comparable levels of reliability. Compared to studies at lower temperatures, the brittle intermetallics were bigger, which could be one of the reasons for lower cycles to failure at 185
• C.
VI. SOLDER JOINT LIFE SIMULATION
The Engelmaier model constants were developed for leadfree solders for temperatures up to 125
• C [25] . The c 0 , c 1 , c 2 , and ε f for SAC and SnAg solders are 0.00001, 0.00001, 0.06638, and 0.00559, respectively. To determine whether these constants can be used up to 185
• C, the error between model estimate and experimental cycles to failure was calculated. To predict the lifetimes of solder joints under the environmental and operational loads, the test vehicle was modeled using simulation software [33] . The thermal fatigue model for solder interconnects in BGA packages used by the software was based on the Engelmaier model [34] and enhanced with internal calibration [25] for the packages. The solder parameters, c 0 , c 1 , c 2 , and ε f , of SAC and SnAg solders were −0.347, −1.74e-03, 7.83e-03, 0.29 and −0.416, −2.10e-03, 1.4e-02, 0 .4925, respectively [34] . The estimated cycles to failure from the PoF model are equivalent to cycles to 50% failure. The PCB model for the software simulation included all the components positioned in the manner shown in Fig. 1 with two different solders, SAC305 and Sn3.5Ag. Since the PoF model did not consider the effects of the board finish, comparison of the two board finishes was not performed. PoF model evaluations for the QFPs and resistors indicated survival of greater than 30 000 cycles, which could be effectively considered to represent zero failures in the test temperature cycling conditions.
Good agreement (maximum error < 29%) between the simulated results and the experimental results (as shown in Table VI ) was observed. Previous studies have shown that the Engelmaier model is most appropriately used in the temperature cycling range of 0 to 100
• C [35] . Engelmaier has reported in his studies that the model does not hold true when large temperature swings are observed [34] . However, the original Engelmaier model [26] was based on the isothermal fatigue data of eutectic tin-lead solder by Wild [27] . The limitations mentioned by Engelmaier [23] , [36] (such as the applicability to small temperature ranges) were based on limited fatigue data of eutectic tin-lead solder. To the contrary, lead-free studies at CALCE have shown that the Engelmaier model can be effectively used in temperature ranges greater than the ranges mentioned in the limitations [13] . In the present study, the Engelmaier model with constants developed in [25] was used up to a temperature range of 225
• C (−40
• C) within an acceptable error %. Since the error % between the predicted (using the Engelmaier model with constants developed in [25] ) and experimental cycles to failure values was low, the same constants defined for lower temperatures [25] can be used up to temperatures of 185
• C. Hence, it was not necessary to derive new constants for higher temperatures for the purpose of estimation. The low error % (as shown in Table VI) showed that the Engelmaier model can be used in a wider temperature range than that specified by Engelmaier in [23] and [36] . The applicability to a wider temperature range may be due to the fact that, since lead-free solder has higher melting points compared to eutectic tin-lead solder, the properties of SAC305 and Sn3.5Ag lead-free solders do not vary significantly over a wide temperature range. The applicability of the Engelmaier model at higher temperatures can be a very useful study for packaging community, as it is well known that the Engelmaier model can provide a quick estimate of cycles to failure for thermomechanical fatigue loading.
The literature mostly discusses the reliability of lead-free solders on FR-4 boards. In order to get an estimate of cycles to failure for the same packages and solders under the same conditions (−40
• C to 185 • C) on an FR-4 board, a simulation was carried out using the PoF model (Table VII) . Packages on the FR-4 boards were predicted to have lower reliability as the shear strain range on interconnects was greater on FR-4 boards than on PI boards in the same temperature range due to the higher in-plane coefficient of thermal expansion (CTE) (CTE FR4 = 17.6 ppm/
• C and CTE PI = 14.3 ppm/ • C) [37] . In order to analyze the impact of board material, a simulation was also carried out for the commonly used test conditions listed in the temperature cycling standards (−40
• C to 125 • C). With all the other parameters and conditions the same as before, when the peak temperature was decreased from 185
• C, there was a considerable increase in the cycles to failure. Considerable improvement was observed when a PI board was used. This is evident from Tables VII and VIII. Hence, we can conclude that the selection of a proper low CTE board is important for high-temperature application conditions. 
VII. CONCLUSIONS AND RECOMMENDATIONS
This study has reported the high-temperature thermal cycling reliability (−40
• C to 185 • C) of SAC305 and Sn3.5Ag soldered BGAs, QFPs, and resistors with ENIG and a custom Sn-based proprietary board finish. The cycles to failure of 1% of the packages were between 405 and 551 cycles for 256 I/O BGAs and 475 and 715 cycles for 144 I/O BGAs. Therefore, the 256 I/O and 144 I/O BGA packages can be used in high-temperature applications with an approximate life cycle requirement of 400 cycles, for instance, wireline logging applications in oil and gas drilling. The specialized solders used in high-temperature applications can be replaced by mainstream solders (SAC305 and Sn3.5Ag) on PI boards in applications with temperatures up to 185
• C and life requirements of 400 thermal cycles. The shift to mainstream solders and industry standard board finish can result in reductions in material and processing costs, greater availability from suppliers, and use of existing reflow and rework process capabilities with known material properties and fatigue behavior.
Studies in the literature have shown that Sn3.5Ag and SAC305 solder alloys have high mechanical strength with high ductility [38] , [39] and perform comparably to each other under thermal cycling up to 125
• C. In thermal cycling from −40 • C to 185
• C, both lead-free solders performed comparable to each other with no statistically significant difference in durability. Since the ENIG board finished BGAs performed as reliably as the custom (proprietary Sn-based) board finished BGAs, industry can use ENIG finish, which is widely available, instead of customized board finishes designed for high temperatures.
The failures at the solder joints were due to thermomechanical fatigue as a result of the CTE mismatch between the package and the board laminate. In BGA packages, the failure site was at the package-solder interface because it is the narrowest section in a solder joint and hence has the maximum stress. The solder joint at the package side is solder mask defined, and this results in lower adhesion compared to the board side. The solder mask cracking was observed on all the tested boards, independent of board finish and solder paste. This may be due to differences in CTE between the solder mask and the board laminate. In order to prevent solder mask cracking, the CTE of the solder mask should be close to the CTE of the board laminate.
Very few complete cracks were observed in hourglass-shaped joints. Due to the geometry of an hourglass-shaped joint, the stress was lower at the package-solder and solder-board interfaces, and this resulted in better reliability. Therefore, hourglass-shaped joints can be incorporated at locations with higher strain.
Ni 3 Sn 4 IMCs that formed at the package-solder and solder-board interfaces in Sn3.5Ag soldered packages were similar to those documented in the literature. The Ag 3 Sn IMCs were distributed in the bulk solder of thermally cycled solder joints. In SAC305 soldered BGAs, (Cu, Ni) 6 Sn 5 IMCs were observed at the interfaces. Along with the Ag 3 Sn IMCs, a Cu-Sn-Ni-Au phase was also observed in the bulk solder. The comparable reliability of ENIG finished and custom Snbased finished boards was due to the similarity in solder joint microstructure composition and growth.
There was good agreement between the PoF simulation and experimental results. Hence, the Engelmaier model calibrated with lead-free constants can be used to provide a rough estimate to predict the cycles to failure under temperature cycling for temperatures up to 185
• C. Further studies need to be carried out to determine the broader applicability of the Engelmaier model under high-temperature cycling conditions. A simulation using FR-4 and PI board materials showed that the improvement in reliability under high-temperature cycling conditions was due to the use of low CTE PI board material. Hence, for high-temperature applications, the board laminate should be constructed using PI that has higher T g and a lower CTE than FR-4 board laminate.
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